1 **Listing of Claims:**

2   1.   (Presently Amended) A Global Positioning System (GPS) receiver comprising:

3   a first section having a signal acquisition stage for acquiring an input signal

4 and a sampling stage for sampling the input signal at a sampling data rate to provide sampled

5 data; and

6   a second section having an I/O data buffer for receiving and buffering the

7 sampled data and providing the buffered data to tracker hardware, wherein the tracker

8 hardware operates at an operational rate which is greater than the sampling data rate of the

9 input signal enabling multiple cycling of the buffered data by the I/O data buffer,

10   wherein the tracker hardware is single channel receiver hardware behaving as

11 multi-channel receiver hardware

1   wherein the tracker hardware includes a plurality of Field Programmable Gate

2 Arrays for operating the tracker hardware at the operational rate,

3   further comprising a first processor for at least performing navigation functions

4 and controlling the tracker hardware, and a second processor for at least performing tracking

5 functions, wherein the first and second processors are interfaced by interface hardware.

1   2.   (Cancelled)

2   3.   (Cancelled)

3   4.   (Originally Presented) The GPS receiver according to Claim 1, wherein the

4 sampling data rate is approximately 2 MHz and the operational rate is approximately 50 MHz.

1   5.   (Cancelled)

1   6.   (Presently Amended) The GPS receiver according to Claim 1, wherein the

2 interface hardware is a dual-port memory.

1   7.   (Presently Amended) The GPS receiver according to Claim 1, further

2 comprising an external interface connected to the first processor for at least uploading

3 software to the first processor.

1   8.   (Presently Amended) The GPS receiver according to Claim 1, wherein the

2 second processor provides data associated with a tracking state vector to the tracker hardware

3 and controls the I/O data buffer to stream at least a portion of the sampled data to the tracker
4 hardware for processing.

1   9.   (Originally Presented) The GPS receiver according to Claim 8, wherein the
2 second processor processes data outputted by the tracker hardware from processing a previous
3 data stream while the tracker hardware processes the at least the portion of the sampled data.

1   10.   (Presently Amended) The GPS receiver according to Claim 1, wherein the
2 tracking and navigation functions are performed simultaneously.

1   11.   (Originally Presented) The GPS receiver according to Claim 1, wherein the
2 sampled data provided by the first section includes Inphase and Quadrature sampled data, and
3 wherein the first section further provides a sampling clock to the second section.

1   12.   (Originally Presented) The GPS receiver according to Claim 1, wherein the
2 I/O data buffer provides the sampled data to the tracker hardware in batches to provide for
3 batch-mode processing of the sampled data.

1   13.   (Originally Presented) The GPS receiver according to Claim 1, wherein the
2 signal acquisition stage includes a down-converter filter and a Low Noise Amplifier (LNA)
3 connected to an antenna for acquiring the input signal.

1   14-18. (Cancelled)

2   19.   (Originally Presented) A Global Positioning System (GPS) receiver
3 comprising:
4   a first section having a signal acquisition stage for acquiring an input signal
5 and a sampling stage for sampling the input signal at a sampling data rate to provide sampled
6 data; and
7   a second section having an I/O data buffer for receiving and buffering the
8 sampled data and providing the buffered data to tracker hardware in batches to be processed
9 by the tracker hardware by batch-mode processing.

1   20.   (Originally Presented) The GPS receiver according to Claim 19, wherein the
2 tracker hardware is single channel receiver hardware behaving as multi-channel receiver
3 hardware.

1   21.   (Originally Presented) The GPS receiver according to Claim 19, wherein the

2 tracker hardware includes a plurality of Field Programmable Gate Arrays.

1   22.   (Originally Presented) The GPS receiver according to Claim 19, wherein the

2 sampling data rate is approximately 2 MHz, and wherein an operational rate of the tracker

3 hardware is approximately 50 MHz.

1   23.   (Originally Presented) The GPS receiver according to Claim 19, further

2 comprising a first processor for at least performing navigation functions and controlling the

3 tracker hardware, and a second processor for at least performing tracking functions.

1   24.   (Originally Presented) The GPS receiver according to Claim 23, wherein the

2 second processor provides data associated with a tracking state vector to the tracker hardware

3 and controls the I/O data buffer to stream at least a portion of the sampled data to the tracker

4 hardware for processing.

1   25.   (Originally Presented) The GPS receiver according to Claim 24, wherein the

2 second processor processes data outputted by the tracker hardware from processing a previous

3 data stream while the tracker hardware processes the at least the portion of the sampled data.

1   26.   (Originally Presented) The GPS receiver according to Claim 23, wherein the

2 tracking and navigation functions are performed simultaneously.

1   27.   (Originally Presented) The GPS receiver according to Claim 19, wherein the

2 sampled data provided by the first section includes Inphase and Quadrature sampled data, and

3 wherein the first section further provides a sampling clock to the second section.

1   28.   (Originally Presented) The GPS receiver according to Claim 19, wherein the

2 signal acquisition stage includes a down-converter filter and a Low Noise Amplifier (LNA)

3 connected to an antenna for acquiring the input signal.

1   29.   (Originally Presented) A method for processing an input signal received by a

2 Global Positioning System (GPS) receiver, the method comprising the steps of:

3   sampling the input signal at a sampling data rate to provide sampled data;

4   buffering the sampled data by a data buffer; and

5   providing the buffered data to tracker hardware in batches to be processed by

6 the tracker hardware by batch-mode processing.

1   30.   (Originally Presented) The method according to Claim 29, wherein the tracker
2   hardware is single channel receiver hardware behaving as multi-channel receiver hardware.

1   31.   (Originally Presented) The method according to Claim 29, wherein the tracker
2   hardware includes a plurality of Field Programmable Gate Arrays.

1   32.   (Originally Presented) The method according to Claim 29, wherein the
2   sampling data rate is approximately 2 MHz, and wherein an operational rate of the tracker
3   hardware is approximately 50 MHz.

REMARKS/ARGUMENTS

Applicant respectfully traverses Examiner's rejection of claims 1, 4, 6-13 under
35 U.S.C. 102 (b) which have been amended to place these claims in order for allowance
along with claims 19-32.

CONCLUSION

On the basis of the above amendments and remarks, reconsideration and
allowance of this application is believed warranted. If the Examiner believes, for any
reason, that personal communication will expedite prosecution, the Examiner is invited to
telephone the undersigned at the number provided.

THE JOHNS HOPKINS UNIVERSITY
Applied Physics Laboratory

By _____
Benjamin Y Roca
Reg. No. 50,166
Tel.: (240) 228-5644

BYR/lh